Preferred Devices

## **Bias Resistor Transistor**

# PNP Silicon Surface Mount Transistor with Monolithic Bias Resistor Network

This new series of digital transistors is designed to replace a single device and its external resistor bias network. The BRT (Bias Resistor Transistor) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base–emitter resistor. The BRT eliminates these individual components by integrating them into a single device. The use of a BRT can reduce both system cost and board space. The device is housed in the SC–70/SOT–323 package which is designed for low power surface mount applications.

- Simplifies Circuit Design
- Reduces Board Space
- Reduces Component Count
- The SC-70/SOT-323 package can be soldered using wave or reflow. The modified gull-winged leads absorb thermal stress during soldering eliminating the possibility of damage to the die.
- Available in 8 mm embossed tape and reel Use the Device Number to order the 7 inch/3000 unit reel. Replace "T1" with "T3" in the Device Number to order the 13 inch/10,000 unit reel.

#### MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Collector-Base Voltage	V <sub>CBO</sub>	50	Vdc
Collector-Emitter Voltage	V <sub>CEO</sub>	50	Vdc
Collector Current	Ι <sub>C</sub>	100	mAdc

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Total Device Dissipation T <sub>A</sub> = 25°C Derate above 25°C	PD	202 (Note 1) 310 (Note 2) 1.6 (Note 1) 2.5 (Note 2)	mW °C/W
Thermal Resistance – Junction-to-Ambient	$R_{\thetaJA}$	618 (Note 1) 403 (Note 2)	°C/W
Thermal Resistance – Junction-to-Lead	R <sub>θJL</sub>	280 (Note 1) 332 (Note 2)	°C/W
Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C

1. FR-4 @ Minimum Pad


2. FR-4 @ 1.0 x 1.0 inch Pad



#### **ON Semiconductor®**


http://onsemi.com

### PNP SILICON BIAS RESISTOR TRANSISTORS





#### MARKING DIAGRAM



#### **DEVICE MARKING INFORMATION**

See specific marking information in the device marking table on page 2 of this data sheet.

**Preferred** devices are recommended choices for future use and best overall value.

#### DEVICE MARKING AND RESISTOR VALUES

Device	Package	Marking	R1 (K)	R2 (K)	Shipping
MUN5111T1	SC-70/SOT-323	6A	10	10	3000/Tape & Reel
MUN5112T1	SC-70/SOT-323	6B	22	22	3000/Tape & Reel
MUN5113T1 MUN5113T3	SC-70/SOT-323	6C	47	47	3000/Tape & Reel 10,000/Tape & Reel
MUN5114T1	SC-70/SOT-323	6D	10	47	3000/Tape & Reel
MUN5115T1 (Note 3)	SC-70/SOT-323	6E	10	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	3000/Tape & Reel
MUN5116T1 (Note 3)	SC-70/SOT-323	6F	4.7	~	3000/Tape & Reel
MUN5130T1 (Note 3)	SC-70/SOT-323	6G	1.0	1.0	3000/Tape & Reel
MUN5131T1 (Note 3)	SC-70/SOT-323	6H	2.2	2.2	3000/Tape & Reel
MUN5132T1 (Note 3)	SC-70/SOT-323	6J	4.7	4.7	3000/Tape & Reel
MUN5133T1 (Note 3)	SC-70/SOT-323	6K	4.7	47	3000/Tape & Reel
MUN5134T1 (Note 3)	SC-70/SOT-323	6L	22	47	3000/Tape & Reel
MUN5135T1 (Note 3)	SC-70/SOT-323	6M	2.2	47	3000/Tape & Reel
MUN5136T1	SC-70/SOT-323	6N	100	100	3000/Tape & Reel
MUN5137T1	SC-70/SOT-323	6P	47	22	3000/Tape & Reel

3. New devices. Updated curves to follow in subsequent data sheets.


## **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise noted)


Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Collector–Base Cutoff Current ( $V_{CB} = $	I <sub>CBO</sub>	-	-	100	nAdc	
Collector-Emitter Cutoff Current (V <sub>CE</sub>	I <sub>CEO</sub>	-	-	500	nAdc	
Emitter–Base Cutoff Current ( $V_{EB} = 6.0 \text{ V}, I_C = 0$ )	MUN5111T1 MUN5112T1 MUN5113T1 MUN5114T1	I <sub>EBO</sub>	- - - -	- - - -	0.5 0.2 0.1 0.2	mAdc
	MUN5115T1 MUN5116T1 MUN5130T1 MUN5132T1 MUN5133T1 MUN5133T1 MUN5134T1 MUN5135T1 MUN5136T1 MUN5137T1		- - - - - - - - - - -	- - - - - - - - - -	0.9 1.9 4.3 2.3 1.5 0.18 0.13 0.2 0.05 0.13	
Collector–Base Breakdown Voltage (I <sub>C</sub>		V <sub>(BR)CBO</sub>	50	_	-	Vdc
Collector–Emitter Breakdown Voltage $(I_c = 2.0 \text{ mA}, I_B = 0)$		V <sub>(BR)CEO</sub>	50	_	_	Vdc
ON CHARACTERISTICS (Note 4)		I	1			
DC Current Gain $(V_{CE} = 10 \text{ V}, I_C = 5.0 \text{ mA})$ Collector–Emitter Saturation Voltage (I $(I_C = 10 \text{ mA}, I_B = 5 \text{ mA})$ MUN5130T $(I_C = 10 \text{ mA}, I_B = 1 \text{ mA})$ MUN5115T	1/MUN5131T1	h <sub>FE</sub>	35 60 80 160 160 3.0 8.0 15 80 80 80 80 80 80	60 100 140 250 250 5.0 15 27 140 130 140 150 140 -	- - - - - - - - - - - - - - - 0.25	Vdc
$(V_{CC} = 5.0 \text{ V}, \text{V}_{B} = 3.5 \text{ V}, \text{R}_{L} = 1.0 \text{ km}$ $(V_{CC} = 5.0 \text{ V}, \text{V}_{B} = 3.5 \text{ V}, \text{R}_{L} = 1.0 \text{ km}$ $(V_{CC} = 5.0 \text{ V}, \text{V}_{B} = 3.5 \text{ V}, \text{R}_{L} = 1.0 \text{ km}$ $(V_{CC} = 5.0 \text{ V}, \text{V}_{B} = 5.5 \text{ V}, \text{R}_{L} = 1.0 \text{ km}$ $(V_{CC} = 5.0 \text{ V}, \text{V}_{B} = 5.5 \text{ V}, \text{R}_{L} = 1.0 \text{ km}$	MUN5134T1 2) MUN5111T1 MUN5112T1 MUN5114T1 MUN5115T1 MUN5130T1 MUN5130T1 MUN5131T1 MUN5132T1 MUN5133T1 MUN5134T1 MUN5135T1 2) MUN5113T1 2) MUN5136T1	V <sub>OL</sub>			0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2	Vdc

4. Pulse Test: Pulse Width < 300  $\mu s,$  Duty Cycle < 2.0%


	Symbol	Min	Тур	Max	Unit	
		V <sub>OH</sub>	4.9	_	-	Vdc
MUN51321 Input Resistor MUN511217 MUN511317 MUN511417 MUN511517 MUN51307 MUN51307 MUN51327 MUN51337 MUN51357 MUN51367 MUN51377		R1	7.0 15.4 32.9 7.0 7.0 3.3 0.7 1.5 3.3 3.3 15.4 1.54 70 32.9	10 22 47 10 10 4.7 1.0 2.2 4.7 4.7 22 2.2 100 47	13 28.6 61.1 13 13 6.1 1.3 2.9 6.1 6.1 28.6 2.86 130 61.1	kΩ
Resistor Ratio	MUN5111T1/MUN5112T1/MUN5113T1/ MUN5136T1 MUN5114T1 MUN5115T1/MUN5116T1 MUN5130T1/MUN5131T1/MUN5132T1 MUN5133T1 MUN5134T1 MUN5135T1 MUN5137T1	R <sub>1</sub> /R <sub>2</sub>	0.8 0.17 - 0.8 0.055 0.38 0.038 1.7	1.0 0.21 - 1.0 0.1 0.47 0.047 2.1	1.2 0.25 - 1.2 0.185 0.56 0.056 2.6	

#### **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise noted) (Continued)





#### **TYPICAL ELECTRICAL CHARACTERISTICS – MUN5111T1**







Figure 6. Input Voltage versus Output Current








Figure 11. Input Voltage versus Output Current

#### **TYPICAL ELECTRICAL CHARACTERISTICS – MUN5113T1**




Figure 14. Output Capacitance

Figure 15. Output Current versus Input Voltage




Figure 16. Input Voltage versus Output Current

#### **TYPICAL ELECTRICAL CHARACTERISTICS – MUN5114T1**








Figure 22. Inexpensive, Unregulated Current Source

#### **TYPICAL ELECTRICAL CHARACTERISTICS — MUN5132T1**




I<sub>C</sub>, OUTPUT CURRENT (mA) Figure 27. Input Voltage versus Output Current

#### **TYPICAL ELECTRICAL CHARACTERISTICS — MUN5136T1**



T<sub>A</sub> = 25°C



0.6

Figure 30. Output Capacitance




Figure 31. Output Current versus Input Voltage




Figure 32. Input Voltage versus Output Current

#### **TYPICAL ELECTRICAL CHARACTERISTICS — MUN5137T1**




Figure 35. Output Capacitance

Figure 36. Output Current versus Input Voltage





Figure 37. Input Voltage versus Output Current

#### **INFORMATION FOR USING THE SC-70/SOT-323 SURFACE MOUNT PACKAGE**

#### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



#### SC-70/SOT-323 POWER DISSIPATION

The power dissipation of the SC–70/SOT–323 is a function of the pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R\theta_{JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows.

$$P_{\rm D} = \frac{T_{\rm J(max)} - T_{\rm A}}{R_{\rm \theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into

the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 200 milliwatts.

$$P_{D} = \frac{150^{\circ}C - 25^{\circ}C}{0.625^{\circ}C/W} = 200 \text{ milliwatts}$$

The 0.625°C/W assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 200 milliwatts. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad<sup>®</sup>. Using a board material such as Thermal Clad, a higher power dissipation of 300 milliwatts can be achieved using the same footprint.

#### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference should be a maximum of 10°C.

- The soldering temperature and time should not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient should be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

#### SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. A solder stencil is required to screen the optimum amount of solder paste onto the footprint. The stencil is made of brass or stainless steel with a typical thickness of 0.008 inches. The stencil opening size for the surface mounted package should be the same as the pad size on the printed circuit board, i.e., a 1:1 registration.

#### **TYPICAL SOLDER HEATING PROFILE**

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating "profile" for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 7 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the component may be up to 30 degrees cooler than the adjacent solder joints.






Figure 38. Typical Solder Heating Profile

#### PACKAGE DIMENSIONS

SC-70/SOT-323 CASE 419-04 ISSUE L





NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.071	0.087	1.80	2.20	
В	0.045	0.053	1.15	1.35	
С	0.032	0.040	0.80	1.00	
D	0.012	0.016	0.30	0.40	
G	0.047	0.055	1.20	1.40	
Н	0.000	0.004	0.00	0.10	
ſ	0.004	0.010	0.10	0.25	
K	0.017 REF		0.425	REF	
L	0.026 BSC		0.650 BSC		
Ν	0.028 REF		0.700 REF		
S	0.079	0.095	2.00	2.40	

STYLE 3: PIN 1. BASE 2. EMITTER 3. COLLECTOR

## <u>Notes</u>

Thermal Clad is a registered trademark of the Bergquist Company.

**ON Semiconductor** is a trademark and is a registered trademark of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.